You are designing a write buffer between a write-through l1 cache and a write-back l2 cache. the l2 cache write data bus is 16 bytes wide and can perform a write to an independent cache address every 4 processor cycles. how many bytes wide should each write buffer entry be ? what would the effect of possible l1 misses be on the number of required write buffer entries for systems with blocking ad nonblocking caches ?