Library ieee; use ieee. std_logic_1164.all;
-- uncomment the following library declaration if using-- arithmetic functions with signed or unsigned valuesuse ieee. numeric_std. all;
-- uncomment the following library declaration if instantiating-- any xilinx leaf cells in this unisim; --use unisim. vcomponents. all;
entity task1_tb is-- port ( ); end task1_tb;
architecture behavioral of task1_tb is

--declaring the componentcomponent task1 port ( a : in std_logic; b : in std_logic; y : out std_logic); end component;
--declaring the signals needed--these y, a,b signals are different from the--internal ones of the componentsignal y, a,b: std_logic;
--signal to assign values to a and bsignal counter: unsigned(1 downto 0): ="00";

begin

-- component assignmentuut: task1 port map(a => a, b => b,

y => y

);
--assign a (bit 1) and b (bit 0) to the counter bits so that--all possible inputs are tested

--enter your code here

--increments the counter using a process--use a 20ns delay between each combination

--enter your code here