Write behavioral Verilog code to implement the data memory of 64 double words in size, where a double word is 64 bits. Remember that your code must be synthesizable. A memory write only commits to the memory on the negative edge of a clock, where read operations occur on the positive edge of the clock. In addition, memory reads and writes must have a delay of 20. Be sure to use non-blocking assignments