Computers and Technology, 11.11.2020 17:50 Mw3spartan17

What is the advantage of using a translation look-aside buffer (TLB), also called associative memory, in the logical-physical address mapping process? Explain how the logical-physical address mapping logic works using an inverted page table. When does the MMU detect page-fault? Explain four of the main steps for resolving page faults.

Answers: 1

Show answers

Answers

Answer from: nyaa70

A) The advantage of using TLB is that it is used for storing the recent transactions of the virtual memory to the physical memory and this is used for the sole purpose of fast retrieval of data

B) When using an inverted table the logical-physical address mapping logic works as a hashing function by connecting pieces of the hardware of logical address and getting them translated to the physical address. this hash function in turn generates the index to the frame table

C) The MMU detect page-fault when there is an exception been raised by the computer when a program is ran to access a memory page and this program is not mapped out by the MMU in the process

The four steps are :

The first step is to check on the memory address requested to make sure of a valid memory request.

The second step is to setup A free frame and a disk operation that is scheduled for getting the necessary page from the disk.

As the the I/O is been completed the processor table is been updated

Finally the Instruction will get restarted from the beginning indicating what might have been caused by a page fault.

Explanation:

A) The advantage of using TLB is that it is used for storing the recent transactions of the virtual memory to the physical memory and this is used for the sole purpose of fast retrieval of data

C) The MMU detect page-fault when there is an exception been raised by the computer when a program is ran to access a memory page and this program is not mapped out by the MMU in the process

The four steps are :

The first step is to check on the memory address requested to make sure of a valid memory request.

The second step is to setup A free frame and a disk operation that is scheduled for getting the necessary page from the disk.

As the the I/O is been completed the processor table is been updated

Finally the Instruction will get restarted from the beginning indicating what might have been caused by a page fault.

Answer from: Quest

the right answer is false

Answer from: Quest

Idon't see any answer choices for your question, but the answer would to highlight the box, and drag the box to the box of choice (or do a simple copy and paste, and delete the old data).

Another question on Computers and Technology

Computers and Technology, 21.06.2019 16:00

How do i draw hello world in python and how do i make it loop?

Answers: 3

Answer

Computers and Technology, 22.06.2019 19:30

Once the data center routes to the destination server that hosts the website, what's the next step in the internet process? user’s browser renders html code from destination server into web page request goes through router/model and isp request routed to nameserver and datacenter

Answers: 2

Answer

Computers and Technology, 22.06.2019 23:00

Suppose s, t, and w are strings that have already been created inside main. write a statement or statements, to be added to main, that will determine if the lengths of the three strings are in order by length, smallest to largest. that is, your code should determine if s is strictly shorter than t, and if t is strictly shorter than w. if these conditions hold your code should print (the boolean value) true. if not, your code should print false. (strictly means: no ties) example: if s, t, and w are "cat", "hats", and "skies" your code should print true - their lengths are 3-4-5; but if s, t, and w are "cats" "shirt", and "trust", then print false - their lengths are 4-5-5 enter your code in the box below

Answers: 2

Answer

Computers and Technology, 22.06.2019 23:50

You need to design a circuit that implements the functions in the following table: s0 s1 function0 0 a + 10 1 a – b1 0 a + b1 1 a – 1s0 and s1 are 1-bit control inputs to select the function of the circuit. inputs a and b are 4-bitnumbers in 2s complement form. the output is also a 4-bit number in 2s complement form.you are allowed to use only one ttl 7483 4-bit adder to implement all the functions. but anynumber of other components (except the adder) can be used.hint: design a combinational logic circuit to modify the input b and the “carry input” of theadder depending on the control inputs s0 and s1.important: lab grade will depend on the working of the circuit & will be checked of by your labinstructor.1. is the output valid for the following input combinations: a. s0 = 0, s1 = 0, a = 7, b = 3? b. s0 = 0, s1 = 1, a = 7, b = 3? c. s0 = 1, s1 = 0, a = -4, b = -5? d. s0 = 1, s1 = 1, a = -8, b = 6? 2. what is the range of inputs (for both a and b) that will produce the valid output for all the functions?

Answers: 3

Answer

You know the right answer?

What is the advantage of using a translation look-aside buffer (TLB), also called associative memory...

Questions