Write two different behavioral Verilog descriptions of the JK FF with an active-low asynchronous reset (i. e. a global reset input to the FF), as follows:
(a) Derive the characteristic equation when Q=0 or Q=1. In your code, use an if-else statement based on the value of the present state in either of these cases. (b) In your code, use an if-else statement to specify how the J and K inputs affect the outputs of the FF at each clock tick (Do not rely on the characteristic equations).