subject
Engineering, 15.02.2021 20:30 Alexaisokay1

Suppose you want to build a digital logic project using only NAND gates. The output of each NAND gate will be connected to the inputs of one or more other NAND gates. Assume that the logic chips you are using have the following characteristics. Compute the DC noise margin and the largest fanout (number of gate inputs connected to a single output) that you can achieve while still maintaining the stated DC noise margin. VCC= 4.5V VOH= 4.0 V VOL= 0.5V VIH= 2.4V VIL=2.1V
VTH= (VOH- VOL)/2 IOH= -10μA IOL= 10μA IIH= 1μA IIL= -1μA

Calculate the following values:
a. Noise margin for HIGH (Volts):
b. Noise margin for LOW (Volts):
c. Noise margin overall (Volts):
d. Practical Fanout for HIGH:
e. Practical Fanout for LOW:
f. Practical Fanout overall:

ansver
Answers: 1

Another question on Engineering

question
Engineering, 04.07.2019 18:10
Draw the engineering stress-strain curve for (a) bcc; (b) fcc metals and mark important points.
Answers: 1
question
Engineering, 04.07.2019 18:10
Which from the following instrument is commonly used to detect the high pitch butzing sound in bearings? [clo4] a)-digital ultrasonic meter b)-infrared camera c)-spectroscopic d)-vibrometer
Answers: 2
question
Engineering, 04.07.2019 19:10
A)-in the process of engineering design, explain the contribution of material selection. b)- explain the procedure of synthesis as is employed in engineering design. c)- is there any relationship between ergonomics and engineering design? explain. d)- safety consideration in engineering design includes human, product and the enviroment . explain how safety will be incorporated into the design?
Answers: 3
question
Engineering, 04.07.2019 19:10
Analyze the factors that influence the choice between the following pairs of processes to make the products indicated: i) sand casting versus die casting of an electric-motor housing ii) thread rolling versus machining of a bolt for high-strength application. (co3/c5)
Answers: 3
You know the right answer?
Suppose you want to build a digital logic project using only NAND gates. The output of each NAND gat...
Questions
question
Mathematics, 03.05.2020 14:23
question
Mathematics, 03.05.2020 14:23
question
Chemistry, 03.05.2020 14:23
question
Biology, 03.05.2020 14:23
question
Mathematics, 03.05.2020 14:23
Questions on the website: 13722367